MB81ES653225 Datasheet PDF - Fujitsu Media Devices Limited SINGLE DATA RATE I/F FCRAM Specs

MB81ES653225 - SINGLE DATA RATE I/F FCRAM

Datasheet Summary

Description

The Fujitsu MB81ES653225 is a Single Data Rate Interface Fast Cycle Random Access Memory (FCRAM

) containing 67,108,864 memory cells accessible in a 32-bit format.

Features

br>.
1 M word × 32 bit × 2 banks organization.
Low power supply - VDD : + 1.8 V ± 0.15 V - VDDQ : + 1.8 V ± 0.15 V.
1.8 V-CMOS I/O interface.
8 K refresh cycles every 32 ms.
Auto-and Self-refresh.
Two banks operation.
Burst read/write operation and burst read/single write operation capability.
Programmable burst type, burst length, and CAS Latency.
Programmable page length function.
Programmable Partial Array Self R.

Datasheet Details

Part number	MB81ES653225
Manufacturer	Fujitsu Media Devices Limited
File Size	485.05 KB
Description	SINGLE DATA RATE I/F FCRAM
Datasheet	MB81ES653225 Datasheet
Additional preview pages of the MB81ES653225 datasheet.

📁 Similar Datasheet

MB81EDS256445 - 256M-Bit FCRAM (Fujitsu)

MB81EDS516445 - 512M-Bit FCRAM (Fujitsu)

MB81EDS516545 - 512M-Bit FCRAM (Fujitsu)

MB81 - Single Phase Bridge Rectifier (Micro Commercial Components)

MB810 - Single Phase Bridge Rectifier (Micro Commercial Components)

MB811643242A - SDRAM (Fujitsu)

MB811643242A-100 - SDRAM (Fujitsu)

MB811643242A-125 - SDRAM (Fujitsu)

MB811643242A-67 - SDRAM (Fujitsu)

MB811643242A-84 - SDRAM (Fujitsu)

Full PDF Text Transcription

Click to expand full text

FUJITSU SEMICONDUCTOR DATA SHEET DS05-11411-2E MEMORY CMOS 2 × 1 M × 32-BIT SINGLE DATA RATE I/F FCRAMTM Consumer/Embedded Application Specific Memory for SiP MB81ES653225-12/-12L CMOS 2-Bank × 1,048,576-Word × 32-Bit Fast Cycle Random Access Memory (FCRAM) with Single Data Rate for SiP ■ DESCRIPTION The Fujitsu MB81ES653225 is a Single Data Rate Interface Fast Cycle Random Access Memory (FCRAM*) containing 67,108,864 memory cells accessible in a 32-bit format. The MB81ES653225 features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

Published: Sep 23, 2005 |